

CLAIMS

What is claimed is:

1 1. In an multiprocessor data processing system (MP) configured according to IA-32
2 architecture, a method for dynamically providing spare processor resources when an operating
3 processor fails, said method comprising:

4 holding-off a spare processor during a POST (power on self test), wherein said spare
5 processor is available within said MP along with at least two operating processors, and said spare
6 processor is not allocated any processing load by the operating system (OS) following the POST;

7 when one of the operating processors is determined to be failing, dynamically activating
8 said spare processor to replace the failing operating processor, wherein the processing load of the
9 failing processor is automatically sent to the spare processor for processing.

1 2. The method of Claim 1, wherein said MP includes a basic input/output system (BIOS)
2 and a processor register linked to said BIOS, which indicates which processors among said
3 operating processors and said spare processors are currently available to said OS for allocating
4 load, wherein said holding off of the spare processor comprises:

5 setting a bit within said register corresponding to each of said operating processors to an
6 active state during said initial POST, wherein said active state indicates to said OS that the
7 corresponding operating processor is available for allocating load; and

8 setting a bit corresponding to said spare processor an inactive state.

1 3. The method of Claim 2, wherein said dynamically activating step comprises:

2 re-setting a bit corresponding to the failing processor to an inactive state; and

3 setting said bit corresponding to said spare processor to an active state.

1 4. The method of Claim 1, wherein said holding off step comprises:

2 placing said spare processor in a low-power, standby state during system boot utilizing
3 advanced configuration and power interface (ACPI) of the BIOS; and

4 subsequently handing off control of said MP from said BIOS to the OS.

- 1 5. The method of Claim 1, wherein said holding off step comprises:
2 placing said spare processor in an S3 state during system boot utilizing advanced
3 configuration and power interface (ACPI) of the BIOS; and
4 subsequently handing off control of said MP from said BIOS to the OS.
- 1 6. The method of Claim 1, wherein said holding off step further comprises:
2 bringing said spare processor online during BIOS boot and then placing the spare
3 processor into a spin lock.
- 1 7. The method of Claim 1, further comprising generating a message signaling said processor
2 failure to a system administrator.
- 1 8. The method of Claim 1, wherein said dynamically activating step comprises completing a
2 driver-OS-SMI handshake operation.
- 1 9. The method of Claim 1, further comprising:
2 activating a system management interrupt (SMI) when said failing processor is
3 determined to be failing, wherein said SMI messages said OS to hold off allocation of said
4 processing load to said failing processor.
- 1 10. The method of Claim 9, further comprising:
2 saving a system state of each processor to memory;
3 activating an SMI handler to temporarily take control of said system from said OS while
4 said spare processor is being activated;
5 swapping out the failing processor for the spare processor;
6 updating system configuration parameters, including bus controller, memory and OS
7 parameters, to reflect switch over to said spare processor from said failing processor; and
8 restoring control to said OS once said spare processor has been activated.

1 11. The method of Claim 9, further comprising enabling OS updates to an active processor
2 lists, wherein said OS begins allocating threads previously running on said failed processor to
3 said spare processor.

1 12. A multiprocessor data processing system (MP) configured according to IA-32
2 architecture, comprising:

3 a plurality of processors having at least two main operating processors and a spare
4 processor;

5 a memory coupled to said plurality of processors;

6 an operating system (OS) that controls work allocation to each of said plurality of
7 processors;

8 a basic input output system (BIOS) that supports system management interrupt (SMI);

9 means for holding-off the spare processor during a POST (power on self test), wherein
10 said spare processor is not allocated any processing load by the operating system (OS) following
11 a power-on self test (POST); and

12 means, when one of the operating processors is determined to be failing, for dynamically
13 activating said spare processor to replace the failing operating processor, wherein the processing
14 load of the failing processor is automatically sent to the spare processor for processing.

1 13. The MP of Claim 12, further comprising:

2 a processor register linked to said BIOS, which indicates which processors among said
3 operating processors and said spare processors are currently available to said OS for allocating
4 load; and

5 means for setting a bit within said register corresponding to each of said operating
6 processors to an active state during said initial POST, wherein said active state indicates to said
7 OS that the corresponding operating processor is available for allocating processing load,
8 wherein further a bit of said spare processor is set to an inactive state.

1 14. The MP of Claim 13, wherein said means for dynamically activating comprises:

2 means for re-setting a bit corresponding to the failing processor to an inactive state; and

3 means for setting the bit corresponding to said spare processor to an active state.

1 15. The MP of Claim 12, wherein said means for holding off comprises:
2 means for placing said spare processor in a low-power, standby state during system boot
3 utilizing advanced configuration and power interface (ACPI) of the BIOS; and
4 means for subsequently handing off control of said MP from said BIOS to the OS.

1 16. The MP of Claim 12, wherein said means for holding off comprises:
2 means for placing said spare processor in an S3 state during system boot utilizing
3 advanced configuration and power interface (ACPI) of the BIOS; and
4 means for subsequently handing off control of said MP from said BIOS to the OS.

1 17. The MP of Claim 12, wherein said means for holding off further comprises BIOS means
2 for bringing said spare processor online and then placing the spare processor into a spin lock.

1 18. The MP of Claim 11, further comprising generating a message signaling said processor
2 failure to a system administrator.

1 19. The MP of Claim 12, wherein said means for dynamically activating comprises means for
2 completing a driver-OS-SMI handshake operation.

1 20. The MP of Claim 1, further comprising:
2 means for activating a system management interrupt (SMI) when said failing processor is
3 determined to be failing, wherein said SMI messages said OS to hold off allocation of said
4 processing load to said failing processor.

1 21. The MP of Claim 20, further comprising:
2 means for saving a system state of each processor to memory;
3 means for activating an SMI handler to temporarily take control of said system from said
4 OS while said spare processor is being activated;
5 means for swapping out the failing processor for the spare processor;

6 means for updating system configuration parameters, including bus controller, memory
7 and OS parameters, to reflect switch over to said spare processor from said failing processor; and
8 means for restoring control to said OS once said spare processor has been activated.

1 22. The MP of Claim 21, further comprising means for enabling OS updates to an active
2 processor lists, wherein said OS begins allocating threads previously running on said failed
3 processor to said spare processor.

1 23. The MP of Claim 12, wherein further:
2 said plurality of processors are configured with said at least two main processors on a
3 first processing board and said spare processor on a second processing board, wherein said
4 second processing board is a processing board among a plurality of processing boards containing
5 a processor within the MP that is most difficult to access.